The additional required wiring leads to parasitic inductances. One concept to achieve nonhysteretic IVC is to increase the Josephson current density, , above 10 kA/cm [1] , [2] .
A typical example of structures of this class are the well known Nb/Al/AlO /Nb tunnel devices [3] . An increase in the critical current density in these structures is considered now as one of the mainstream development in superconductive sub-m junction technology [4] . Experimental and theoretical studies of high-Josephson tunnel junctions [5] , [6] have demonstrated the excellent agreement between the experimental data and the results of the Multiple-Andreev Reflection (MAR) theory com-bined with the Schepp-Bauer distribution of transparencies [7] . It is important that the distribution [5] , [6] was derived for the first time for a system that is physically very much different from one disordered interface. These results demonstrate that artificially prepared Al-oxide interfaces in high-Josephson tunnel junctions with critical current density of the order of 200 kA/cm can be characterized by the effective suppression parameter . This approach is also valuable for describing ballistic doublebarrier SINIS structure with symmetric uniform tunnel barriers. These are intrinsically shunted structures with an intermediate layer consisting of a thin Al layer, see references in [8] . At Physikalisch-Technische Bundesanstalt, SINIS junctions have been successfully implemented in Josephson voltage standard circuits. A high level of complexity has been reached by integrating up to 70 000 Josephson junctions [9] . A 10 V constant voltage step has been reached showing that the parameter spread of the SINIS junctions was rather small.
Two important parameters of SINIS junctions are the critical temperature of the interlayer and the suppression parameter of the Cooper pair density at the interfaces [10] which is mainly controlled by the transparency of the interfaces. We have performed a systematic study of the influence of the barrier transparency on critical current, , and normal resistance, , by preparing SIS and SINIS junctions under identical technological conditions and comparing their transport properties.
It is important to note that the advantages of SIS'IS structures can be used to improve the reproducibility of SIS devices. It is sufficient to prepare SIS'IS structures with barriers having an one order of magnitude different interface transparency. In this case a simple method for estimation of the level of asymmetry of the transparency is needed. We have developed a new approach to determine the asymmetry by measuring the decay length of the electrical field in the SINIS structure and comparing it with the solution of the Laplace equation.
II. TRANSPORT MODEL

A. Josephson Current
In the frame of the microscopic theory of superconductivity it was shown [10] - [12] that for a small interlayer thickness (compared to its decay length ) the super-current across an SINIS structure has the following form Here, and are the absolute values of Green's functions in the superconductive banks, are the Matsubara frequencies and is the modulus of the order parameter of the interlayer which should satisfy the self-consistency equation (3) Here, is the critical temperature of the interlayer material. The parameter describes the overall resistance of the structure and characterizes its product. It is defined by:
Here, and are the diffusion coefficient ( is Fermi velocity, is electron mean free path) and resistivity of the -interlayer, correspondingly, is the critical temperature of the electrodes, are the specific boundary resistances at the interfaces between and electrodes. The asymmetry of both barriers was included in the SINIS model in [8] . The characteristic voltage of junctions is strongly influenced by the asymmetry parameter which is defined in (2) as shown in Fig. 1 . The characteristic voltage can be enhanced or reduced by increasing the transparency of one barrier. This effect depends on temperature and , see Fig. 1 . In the case of large an increase of asymmetry leads to a reduction of characteristic voltage, see upper part of Fig. 1 . The opposite effect is appears for small (lower part of Fig. 1.) .
B. Electrostatic Field Distribution
Because of different conductivities of the metallic thin films (Al, Nb) of the multilayer structure an injected current will be redistributed on a certain characteristic length within these structures. The characteristic length of this redistribution depends on the interface resistance of the lower oxide barrier. The distribution of electrostatic field caused by an injected dc-current in a multilayer structure can be calculated by solving the Laplace equation with appropriate boundary conditions. In detail, this solution will be published elsewhere [13] . The schematic view of devices suitable for field distribution measurements is shown in Fig. 2 . The top electrode is separated into several sub-m lines of the width . The two inner lines are used for current injection and the others for measurement of voltage drops. The -axis indicates the symmetry of our structure . The distribution will be measured on one side, e.g.,
, at a tem- perature of K in a normal four-point measurement. The exterior electrode will be used as the ground electrode. We have supposed that the injected current is distributed uniformly across the surface of both inner electrodes. Under the assumption that the thickness of all films is smaller than their planar dimensions we can neglect the planar field distribution. The field distribution along the negative part of the -axis is given by the following solution (5) The decay length describes the characteristic length where the injected current is redistributed. The redistribution depends on interface resistance and conductivities of the superconductive and normal layers in the multilayer structure. The conductivities and thickness of all layers may be determined independently. Therefore, measurements of the decay length allow us to determine the interface resistance . The asymmetry of both barriers can be determined comparing the interface resistances determined from measurements of and .
III. FABRICATION
We have fabricated Nb/Al O /Al/Al O /Nb devices using the conventional Selective Niobium Anodization Process (SNAP) [14] . The multilayer Nb/Al O /Al/Al O /Nb were deposited on an cooled oxidized 2-inch Si wafer by dc sputtering with a base pressure less than mbar. The thickness of the Nb base and top electrodes were 100 nm and 30 nm, respectively. The thickness of the Al middle electrode was 10 nm and was kept constant. The tunnel barriers were formed by thermal oxidation in pure oxygen at room temperatures. Oxidation is the crucial step in the fabrication process of double-barrier structures. The exposure parameter (where is the oxygen pressure in the chamber and the oxidation time of the Al layers) commonly used for barrier fabrication must have extremely small values [15] - [18] . To achieve different current densities the pressure and oxidation time have been changed from to mbar and 1 min to 30 min, respectively. The oxidation was performed in the deposition chamber. The main disadvantage of this approach is that the residual oxygen pressure in the chamber may play a significant role for the success of the whole fabrication process. In particular, it may influence the critical temperature of the Al interlayer, increasing its value to about 2.7 K [19] . The increase of is a consequence of changes in the transport properties of thin interlayer Al. The larger is , the closer the film to the dirty limit. Differences in the crystalline structure and surface morphology between the first Al layer deposited on the base Nb electrode and the second interlayer Al layer deposited on the lower Al O barrier may cause changes in the growth of the first and second Al O barriers even if they are grown under the same thermodynamic conditions. Thus, we may have a difference in the transparency of both tunneling barriers, which is difficult to control. To minimize these influences we have used a Nb pre-sputtering step to reduce partial pressure of oxygen before deposition of the next layer. In the SINIS fabrication process the oxidation was performed in a continuous oxygen gas flow. This makes short oxidation times, exact pressure control, and low desorption rates of residual gases possible.
The patterning of all devices with structures up to a few micrometers has been performed by conventional contact photolithography. To prepare the base electrode the Then the wafers were anodized. The anodization was stopped at voltages of 47 V. Afterwards the 300 nm thick top electrode and wiring layer were deposited by dc sputtering and patterned by lift-off. Devices with sub-m top electrodes were patterned using electron-beam lithography and reactive-ion etching. Fig.  3 shows a SEM picture of a device with a 0.3 m wide top electrodes for measurements of the electrical field distribution.
The electrical measurements were performed by standard four-point measurements with a PC based data acquisition system measured using GoldExl software [20] . The measurements of temperature dependencies of the critical current in the range of 0.3 K to 8 K have been made in He cryostat. Fig. 4 shows the current-voltage characteristic of a SINIS junction with A/cm . At K all junctions with KA/cm exhibit a nearly hysteretic-free IVC. At small voltages, the IVC looks rather similar to the IVC predicted by the RSJ model. At larger voltages the dc current across the structures becomes a nonlinear function of applied voltage with a strong increase of current at . We have fabricated some special high-resistance devices to be measured above the gap voltage. An example of an IVC is shown in Fig. 5 . The parameters are A and . The junction reveals a clear deficit current. This deficit current can be explained by MAR [21] . Additionally, we have shown the sub-gap resistance (marked with a dotted line). The asymptotic line in the small voltage range determines the normal resistance of the device. We have measured the microwave power dependence of Shapiro steps and showed that the sub-gap resistance really determines the damping of the Josephson junction. The asymptotic line in the large voltage range represents the resistance of the junction caused by the two oxide barriers. We call it . The normal resistance decreases for increasing temperature and reaches finally the value of in the limit . It is important to note that the spread of critical currents of double-barrier junctions on a wafer was practically half an order of magnitude smaller compared to the spread of SIS devices. The on-chip spread of SINIS devices reaches about from 3% to 5%. The chip-to-chip spread was significantly higher. This can be explained by the fact, that deposition of the Al thin films and its oxidation was done in the same vaccum chamber. After oxidation of the first Al-film the deposition chamber was evacuated for 60 minutes (see previous paragraph). Some residual oxygen may influence the second oxidation process. The adjustment of the oxidation parameters times (pressure and time) was not as accurate as it should be by using of separate chambers.
IV. EXPERIMENTAL RESULTS
A. Current-Voltage Characteristics
B. Temperature Dependence
The influence of temperature on IVC for a junction with highcurrent density is shown in Fig. 6 . The junction has a current density of 17 kA/cm at 4.2 K. The IVC in Fig. 6 shows a substantial hysteresis at 5.1 K. The area of this junction was 10 m . Another example of a device with a high current density of kA/cm is shown in Fig. 7 . The characteristic voltage was 300 V at 4.2 K. The homogeneous current distribution is shown by the ideal Fraunhofer pattern as shown in Fig. 7 .
The suppression parameter was determined from the temperature dependence of the product and comparison with numerical simulation, see Fig. 8 . Assuming symmetrical barriers values of 300 and 80 have been determined. Depending on real oxidation conditions of both barriers we have found that the asymmetry parameter was varying from 0 for barriers with low transparency to 0.2 for barriers with high transparency. We like to point out that for these devices the oxidation conditions for both barriers were identical. Thus the asymmetry is cause by differences in oxidation kinetics of the lower and upper Al film. We believe that mainly differences in the micro-crystalline structure and morphology of both Al layers are responsible for these differences.
C. Electrical Field Distribution
Based on the method described in the previous paragraph we have measured the distribution of the electrostatic field in SINIS devices. Using this method the interface resistance of the lower barrier can be determined. The conductivity of the Nb and Al layers was measured directly in special samples. At K the conductivity of our Nb films was ( cm) . The conductivity of our Al interlayer was ( cm) .
The electrostatic field distribution was measured for several samples prepared according to Figs. 2 and 3 . The voltage was measured between the sub-m top electrodes in a four point set-up. Fig. 9 shows the voltage at different distances from the injection electrode , see Fig. 2 . A clear exponential decay of the voltage has been observed for all samples. The solid lines show the fitted curve according to (5) . The decay length was m and m for the two junctions., respectively. The oxidation conditions of the lower barrier were identical and the upper barrier of device 2 was oxidized 10 times longer. Using (5) for we have calculated an specific interface resistance of the lower barrier for nm and nm of cm . Comparing the real resistances of two devices which have been calculated from the total resistance and the field distribution we obtain the following results for the resistance of the upper and lower barrier and , respectively. One junction exhibits and and the second junction has and . Thus, we conclude that the lower barrier has a significantly higher transparency than the upper barrier.
V. CONCLUSION
We have fabricated SINIS Josephson junctions with current densities from 10 kA/cm to 26 kA/cm and products up to 350 V at K. The on-chip spread of critical currents of SINIS devices reaches about 3% for A/cm and 10% for devices with higher current densities.
The current-voltage characteristics of junction with A/cm behave close to the RSJ model. Devices with high current densities reveal still a hysteresis between 10% and 50%.
The transport properties in a wide temperature range can be described in terms of the SINIS theory in the dirty limit.
A new approach for determination of the asymmetry of both barriers based on the measurement of the electrostatic field distribution in the SINIS structure has been developed. We conclude that the transparency of the lower barrier in our junction technology is between 2 and 4 times larger in case of identical oxidation conditions.
For future enhancement of the characteristic voltage of SINIS devices the oxidation conditions of both barriers should be different to increase the influence of the proximity effect on the intermediate Al layer. Based on this approach, characteristic voltages up to 1 mV should be possible.
